

A block diagram of a system architecture, labeled 10. The diagram shows a central processing unit 12 containing a memory block 14 and a control block 16. A data bus 18 connects the central unit to three input/output modules 20, 22, and 24. These modules are connected to a set of four peripheral devices 30, 32, 34, and 36. A separate block 38 is also connected to the central unit. On the right, a control unit 40 is connected to the peripheral devices via a series of lines.

F16U12E1